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Long-term stability of high- and low-resistance states in full-organic ferroelectrically gated
graphene transistors is an essential prerequisite for memory applications. Here, we demonstrate
high retention performance for both memory states with fully saturated time-dependence of the
graphene channel resistance. This behavior is in contrast with ferroelectric-polymer-gated silicon
field-effect-transistors, where the gap between the two memory states continuously decreases with
time. Before reaching saturation, the current decays exponentially as predicted by the retention
model based on the charge injection into the interface-adjacent layer. The drain current saturation
attests to a high quality of the graphene/ferroelectric interface with low density of charge traps.
VC 2012 American Institute of Physics. [doi:10.1063/1.3676055]
The entry of graphene in the field of thin film electronics
has substantially changed the game of miniaturization of
devices. Its unique properties like its two dimensional mono-
layer form with ultra-high carrier mobilities1 have led to the
development of several graphene-based device prototypes2–5
and prompted quest for graphene-based memory devices. Si-
multaneous development of resistive random access memory
(RAM) technology using transition metal oxides,6 with its
simple structure, easy processing, higher density due to
smaller size and faster switching capabilities, maybe offer a
viable alternative to the existing dynamic-RAMs and flash
array memories.7 The non-destructive read and write process
in resistive RAMs also gives it an advantage over conven-
tional ferroelectric-RAMs.8 Thus arose the possibility of
graphene-based memory devices that can function as resis-
tive memories. Integration of graphene with ferroelectrics
offers a possible way to overcome graphene’s lack of a
band-gap and utilize its ambivalent conduction while intro-
ducing non-volatile functionality. Organic ferroelectric poly-
mers, with their low processing temperatures and high
polarization values allow for such easy integration.9 Zheng
et al.10 were first to fabricate non-volatile ferroelectric gra-
phene devices. They subsequently proposed an effective
mechanism of dual gates to control this memory functional-
ity.11 Similar attempts have been made by depositing gra-
phene using exfoliation12 and chemical vapour deposition13
on top of lead zirconium titanate (PZT) thin films for mem-
ory applications. For all these device concepts, the non-
volatile control of properties of the graphene layer via the
ferroelectric gate effect implies a very high stability of spon-
taneous polarization in the ferroelectric layer. However, the
polarization retention behavior in graphene-based devices
and stability of the memory states over time in such devices
have not yet been addressed in literature.
We report here, a high-retention-performance non-volatile
graphene memory device with saturated time dependence of
two alternate memory states. The retention characteristics
of these devices were studied using time-dependent transport
measurements.
The structure of our device has been illustrated in Fig.
1(a). We deposited monolayer flakes of graphene using
standard exfoliation technique on 270 nm of SiO2/doped-Si
wafer. Raman spectroscopy was used to confirm that our gra-
phene is monolayer. The electrodes were patterned using
electron-beam lithography, followed by the evaporation of
Ti/Au (10/50 nm). Transport measurements were done using
four-probe technique, where a Keithley system sourcemeter
was used as a constant current source to maintain Is–d of
1 lA and a voltmeter was used to measure the change in
potential Vs–d with time (thus gives the resistance R). Stand-
ard methods were used to characterize our graphene-FETs.14
Our graphene had a Dirac point value of þ20V due to p-
doping from the underlying SiO2 layer, and the mobility of
charge carriers in the graphene channel was found to be
5000 cm2 V1 s1. Subsequently, a 200 nm thin film of
poly(vinylidene fluoride trifluoroethylene) [P(VDF-TrFE)]
copolymer with molar ratio of 77%/23% was deposited on
top of the graphene-FET using spin-coating technique, fol-
lowed by thermal evaporation of gold as the top-gate. A pho-
tolithography step and gold etching step were done to pattern
the gold top-gate right on top of the graphene channel. The
switching of the ferroelectric on top of the graphene surface
was studied using piezo-response scanning probe micros-
copy. The piezoelectric hysteresis loop obtained for this sur-
face using the technique described elsewhere15 is shown in
the Fig. 1(b). Loop shapes and coercive field values of
500 kV/cm are similar to P(VDF-TrFE) on Au.16
Similar to earlier observations,11 most samples retained
their high mobility in the graphene ferroelectric FET after
the deposition of ferroelectric. Using the values of mobility
and conductivity, we calculate the initial number of charge
carriers n in the graphene channel before depositing the poly-
mer. According to the classic model, r¼ nel, where r is the
conductivity, e is the electronic charge, and l is the mobility
of charge carriers. We perform the same calculation after
depositing and poling the ferroelectric polymer. Thea)Electronic mail: santosh.raghavan@epfl.ch.
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difference in the two values yields the amount of doping in
the channel resulting from the ferroelectric. This doping
amount is equivalent to 2.4 lC/cm2, which is around 40%
of the maximal value that corresponds to the charge density
of P(VDF-TrFE) spontaneous polarization.17 This degree of
field-effect control of the channel is significantly higher than
previously obtained 10% for devices with P(VDF-TrFE)
on GaMnAs (Ref. 17) and 20% on silicon FETs.18 Such
enhancement of the gate effect suggests a relatively weak
compensation of the polarization at the graphene-
ferroelectric interface.
Our devices show reproducible and consistent resistance
hysteresis behavior as illustrated in the Fig. 2(a), where
asymmetry occurs due to some extraneous doping during
processing and the continuous presence of background refer-
ence doping from the silicon wafer. The peaks of resistance
vs. gate voltage observed when the graphene channel reaches
the charge neutrality (Dirac point) are associated with the co-
ercive field of the ferroelectric, consistent with previous
observations.10 These peaks occur when the negative charge
of the poled gate equals the charge of unintentional p-doping
of the channel. Further increase/decrease of the polarization
results in a positive/negative carrier concentration increase;
therefore, the channel resistance decreases. Within the volt-
age regions where the spontaneous polarization P does not
switch, the resistance shows a relatively weak gradual
change, which follows the electric displacement of the gate
D ¼ oEþ P, where ; o;E are dielectric constant, dielec-
tric permittivity of vacuum, and electric field, respectively.
Fig. 2(b) illustrates the time-dependent behavior of the two
alternate resistive memory states (retention) at zero gate
bias. Throughout the retention measurements, the doped-
silicon back-gate is kept grounded. Whilst comparing the
two memory states, we see at the initial stage a rapid surge
for the high resistance state, which causes its separation from
the low resistance state, followed by a gradual increase lead-
ing to saturation.
Generally, the retention performance of ferroelectric
FETs is determined by the phenomena of charge injection
and screening in the interface-adjacent layer.17,18 These phe-
nomena occur due to the thin dielectric (non-ferroelectric)
layer at the ferroelectric interface, which separates the polar-
ization charge in the gate and the channel. When the gate
polarization switches, this thin layer is exposed to a very
high electric field of the range of MV/cm (Ref. 18) resulting
in a significant charge transfer (injection) through the interfa-
cial dielectric layer. The charge injected and subsequently
trapped at the interface screens the polarization and, hence,
reduces the net polarization that controls the channel resist-
ance. Since there is an inherent p-doping in our graphene
channel, there is asymmetric injection of charges due to an
increased availability of holes to the interfacial layer. Thus,
the screening of charges is more efficient for one poled-state
(low-resistance state R0) compared to the other (high-resistance
state R1). This insufficient screening for the high-resistance
state results in a polarization instability and provokes a loss of
polarization in the ferroelectric, causing the surge. This can be
visualized in the resistance-hysteresis loop as the device moves
from the unstable state R1 to a more stable state at point B, as
indicated by the dashed arrow in Figs. 2(a) and 2(b). After
25 h, both resistance states reach saturation and then remain
unchanged. We report a factor of difference of 2.5 between the
saturated values of high and low resistance states in our
devices.
Fig. 3 shows the exponential behavior of the low and
high resistance states, respectively. The time-dependence of
the graphene channel resistance exhibits three distinct steps
occurring consequently after the gate is poled and gate
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FIG. 1. (Color online) (a) Geometry of
the organic ferroelectric-graphene mem-
ory device, where W is the width and L
is the length of the graphene channel. (b)
Piezoelectric hysteresis loop of P(VDF-
TrFE) on graphene surface, obtained
using piezo-response scanning probe
microscopy.
(a) (b)
FIG. 2. (Color online) (a) Resistance
hysteresis loops for resistivity of the gra-
phene channel vs. top-gate voltage Vtg.
The two memory states (high and low re-
sistance) at zero-bias are shown, with
small black arrows indicating the direc-
tion of Vtg sweep. (b) Behavior of resist-
ance of the two memory states as a
function of time is shown, as achieving
saturation.
023507-2 Raghavan et al. Appl. Phys. Lett. 100, 023507 (2012)
Downloaded 18 Jan 2012 to 128.178.253.247. Redistribution subject to AIP license or copyright; see http://apl.aip.org/about/rights_and_permissions
voltage reset to zero. The initial quick non-linear drop of re-
sistance is followed by a slow exponential decay, and finally,
a steady-state saturation regime observed after 20–25 h for
the high resistance state. This time dependence agrees with
the model of charge injection into the passive layer earlier
evoked for analysis of retention of silicon-based ferroelectric
FET.18 The charge injection into the passive layer originat-
ing from the gradual decrease of polarization at the
interface-adjacent region of the ferroelectric gate results in a
partial screening and reduction of the net polarization influ-
encing the transport in the channel. The initial non-linear
injection associated with very strong electric field in the pas-
sive layer occurring within the subsecond time range is fol-
lowed by the linear injection regime as discussed in detail in
Ref. 18. In this regime, the injection current J is a linear
function of the electric field in the passive layer Ed,
JðEdÞ ¼ aEd; (1)
which results in an exponential decay of Ed vs. time,
Ed ¼ Vg
d
¼ Cexp at
od
 
: (2)
The conductivity of graphene shows linear behavior with
respect to the back-gate voltage Vg, for Vg values near the
Dirac point of graphene.1 Thus, we obtain a linear relation
between log R and t, as shown in Fig. 3. The low resistance
state (accumulation mode) shows a gradual increase in resist-
ance over time. The change in resistance follows exponential
behavior as shown in Fig. 3(a). The high-resistance state,
subsequent to the initial surge, also observes time-dependent
charge injection as shown in Fig. 3(b).
In conclusion, we report long-term retention in organic
ferroelectric-graphene memory devices, with saturated gap
between the low and high resistance memory states. And the
time dependence of resistance for both memory states is con-
sistent with the charge injection model.
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FIG. 3. (Color online) Exponential rela-
tion between resistance (in kX) and time
is observed indicating time-dependent
charge injection in (a) low-resistance
state and (b) high-resistance state. (s
indicated is the time constant of the ex-
ponential behavior.)
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